



EXASCALE COMPUTING PROJECT

Preparing to Program Aurora at Exascale

Argonne Leadership Computing Facility

IWOCL, Apr. 28, 2020

Hal Finkel, et al.

www.anl.gov

Scientific Supercomputing




What is (traditional) supercomputing?

Computing for large, tightly-coupled problems.

Lots of computational capability paired with lots of high-performance memory.

High computational density paired with a high-throughput low-latency network.



Common Algorithm Classes in HPC

Algorithm Science areas	Dense linear algebra	Sparse linear algebra	Spectral Methods (FFTs)	Particle Methods	Structured Grids	Unstructured or AMR Grids	Data Intensive
Accelerator Science		Х	Х	Х	Х	Х	
Astrophysics	Х	Х	Х	Х	Х	Х	Х
Chemistry	Х	Х	Х	Х			Х
Climate			Х		Х	Х	Х
Combustion					Х	Х	Х
Fusion	Х	Х		Х	Х	Х	Х
Lattice Gauge		Х	Х	Х	Х		
Material Science	Х		Х	Х	Х	00701	

http://crd.lbl.gov/assets/pubs_presos/CDS/ATG/WassermanSOTON.pdf

Common Algorithm Classes in HPC


Algorithm Science areas	Dense linear algebra	Sparse linear algebra	Spectral Methods (FFT)s	Particle Methods	Structured Grids	Unstructured or AMR Grids	Data Intensive
Accelerator Science		High		High			
Astrophysics			High			-ow	Sto
Chemistry	High	performance	bise	performance	High	later	Storage,
Climate	i Flop/s	anc	section	nano	h flo	ıcy, ∉ ∕sca	Network
Combustion					flop/s i	efficient atter	vork
Fusion	rate	memory	bandwidth	emo	rate		Infras
Lattice Gauge		y sys	dth	memory system		gather	nfrastructure
Material Science		system			IC Massarmar		ILLE

http://crd.lbl.gov/assets/pubs_presos/CDS/ATG/WassermanSOTON.pdf

Upcoming Hardware



Toward The Future of Supercomputing




http://www.nextplatform.com/2015/11/30/inside-future-knights-landing-xeon-phi-systems/

All of our upcoming systems use GPUs!

Upcoming Systems

Pre-Exascale Systems [Aggregate Linpack (Rmax) = 323 PF!]





Aurora: A High-level View

Intel-Cray machine arriving at Argonne in 2021
 Sustained Performance > 1Exaflops

Intel Xeon processors and Intel Xe GPUs
 2 Xeons (Sapphire Rapids)
 6 GPUs (Ponte Vecchio [PVC])

Greater than 10 PB of total memory

□ Cray Slingshot fabric and Shasta platform

□ Filesystem

- Distributed Asynchronous Object Store (DAOS)
 - $\Box \geq 230 \text{ PB}$ of storage capacity
 - Bandwidth of > 25 TB/s

Lustre

- 150 PB of storage capacity
- Bandwidth of ~1TB/s







Aurora Compute Node

- 2 Intel Xeon (Sapphire Rapids) processors
- 6 Xe Architecture based GPUs (Ponte Vecchio)
 - □ All to all connection
 - Low latency and high bandwidth

8 Slingshot Fabric endpoints

Unified Memory Architecture across CPUs and GPUs Unified Memory and GPU ↔ GPU connectivity...

Important implications for the programming model!

Programming Models (for Aurora)



Three Pillars

Simulation	Data	Learning			
HPC Languages	Productivity Languages	Productivity Languages			
Directives	Big Data Stack	DL Frameworks			
Parallel Runtimes	Statistical Libraries	Statistical Libraries			
Solver Libraries	Solver Libraries Databases				
Compilers, Performance Tools, Debuggers					
N	Math Libraries, C++ Standard Library, libc				
I/O, Messaging					
Containers, Visualization					
Scheduler					
Linux Kernel, POSIX					

MPI on Aurora

- Intel MPI & Cray MPI
 - MPI 3.0 standard compliant
- The MPI library will be thread safe
 - Allow applications to use MPI from individual threads
 - Efficient MPI_THREAD_MUTIPLE (locking optimizations)
- Asynchronous progress in all types of nonblocking communication
 - Nonblocking send-receive and collectives
 - One-sided operations
- Hardware and topology optimized collective implementations
- Supports MPI tools interface
 - Control variables

MPICH

CH4

OFI

libfabric

Hardware



Intel Fortran for Aurora

Fortran 2008OpenMP 5

A significant amount of the code run on present day machines is written in Fortran.

■ Most new code development seems to have shifted to other languages (mainly C++).





oneAPI

Industry specification from Intel (<u>https://www.oneapi.com/spec/</u>)

Language and libraries to target programming across diverse architectures (DPC++, APIs, low level interface)

Intel oneAPI products and toolkits (<u>https://software.intel.com/ONEAPI</u>)

Implementations of the oneAPI specification and analysis and debug tools to help programming





Intel MKL - Math Kernel Library

□ Highly tuned algorithms

FFT

- □ Linear algebra (BLAS, LAPACK)
 - Sparse solvers
- Statistical functions
- Vector math
- Random number generators

Optimized for every Intel platform

OneAPI MKL (oneMKL)

https://software.intel.com/en-us/oneapi/mkl

oneAPI beta includes DPC++ support



AI and Analytics

Libraries to support AI and Analytics

OneAPI Deep Neural Network Library (oneDNN)

- High Performance Primitives to accelerate deep learning frameworks
- Powers Tensorflow, PyTorch, MXNet, Intel Caffe, and more
- Running on Gen9 today (via OpenCL)

oneAPI Data Analytics Library (oneDAL)

- Classical Machine Learning Algorithms
- Easy to use one line daal4py Python interfaces
- Powers Scikit-Learn

Apache Spark MLlib



Heterogenous System Programming Models

Applications will be using a variety of programming models for Exascale:

- CUDA
- OpenCL
- HIP
- OpenACC
- OpenMP
- DPC++/SYCL
- Kokkos
- 🗖 Raja
- ■Not all systems will support all models
- Libraries may help you abstract some programming models.



OpenMP 5

□ OpenMP 5 constructs will provide directives based programming model for Intel GPUs

- \Box Available for C, C++, and Fortran
- A portable model expected to be supported on a variety of platforms (Aurora, Frontier, Perlmutter, ...)
- Optimized for Aurora
- □ For Aurora, OpenACC codes could be converted into OpenMP
 - □ ALCF staff will assist with conversion, training, and best practices
 - \Box Automated translation possible through the clacc conversion tool (for C/C++)



https://www.openmp.org/



OpenMP 4.5/5: for Aurora

OpenMP 4.5/5 specification has significant updates to allow for improved support of accelerator devices

Offloading code to run on accelerator	Distributing iterations of the loop to threads	Controlling data transfer between devices
 #pragma omp target [clause[[,] clause],] structured-block #pragma omp declare target declarations-definition-seq #pragma omp declare variant* (variant- func-id) clause new-line function definition or declaration 	<pre>#pragma omp teams [clause[[,] clause],] structured-block #pragma omp distribute [clause[[,] clause],] for-loops #pragma omp loop* [clause[[,] clause],] for-loops</pre>	<pre>map ([map-type:] list) map-type:=alloc tofrom from to #pragma omp target data [clause[[,] clause],] structured-block #pragma omp target update [clause[[,] clause],]</pre>

Runtime support routines:

- void **omp_set_default_device**(int dev_num)
- int omp_get_default_device(void)
- int omp_get_num_devices(void)
- int omp_get_num_teams(void)

Environment variables

• Control default device through OMP_DEFAULT_DEVICE

Control offload with
 OMP_TARGET_OFFLOAD

* denotes OMP 5




DPC++ (Data Parallel C++) and SYCL

SYCL

- Khronos standard specification
- □ SYCL is a C++ based abstraction layer (standard C++11)
- □ Builds on OpenCL **concepts** (but single-source)
- SYCL is designed to be as close to standard C++ as possible
- Current Implementations of SYCL:
 - □ ComputeCPP[™] (www.codeplay.com)
 - Intel SYCL (github.com/intel/llvm)
 - triSYCL (github.com/triSYCL/triSYCL)
 - hipSYCL (github.com/illuhad/hipSYCL)

□ Runs on today's CPUs and nVidia, AMD, Intel GPUs





DPC++ (Data Parallel C++) and SYCL


SYCL

- Khronos standard specification
- □ SYCL is a C++ based abstraction layer (standard C++11)
- Builds on OpenCL concepts (but single-source)
- SYCL is designed to be as close to standard C++ as possible
- Current Implementations of SYCL:
 - □ ComputeCPP[™] (www.codeplay.com)
 - Intel SYCL (github.com/intel/llvm)
 - triSYCL (github.com/triSYCL/triSYCL)
 - hipSYCL (github.com/illuhad/hipSYCL)

Runs on today's CPUs and nVidia, AMD, Intel GPUs


DPC++

- Part of Intel oneAPI specification
- □ Intel extension of SYCL to support new innovative features
- Incorporates SYCL 1.2.1 specification and Unified Shared Memory
- Add language or runtime extensions as needed to meet user needs




Extensions	Description
Unified Shared Memory (USM)	defines pointer-based memory accesses and management interfaces.
In-order queues	defines simple in-order semantics for queues, to simplify common coding patterns.
Reduction	provides reduction abstraction to the ND- range form of parallel_for.
Optional lambda name	removes requirement to manually name lambdas that define kernels.
Subgroups	defines a grouping of work-items within a work-group.
Data flow pipes	enables efficient First-In, First-Out (FIFO) communication (FPGA-only)










Performance Portability




Performance Portability


A performance-portable application...

- 1) Is Portable
- 2) Runs on diverse architectures with reasonable performance





Real Workflow...




Performance Portability is Possible!

Does this mean that performance portability is impossible?

No, but it does mean that performance-portable applications tend to be highly parameterizable.



On the Usage of Abstract Models



Courtesy of Yun (Helen) He, Alice Koniges, et. al., (NERSC) at OpenMPCon'2015

http://llvm-hpc2-workshop.github.io/slides/Tian.pdf

On the Usage of Abstract Models

But this is changing...

- We're seeing even greater adoption of OpenMP, but...
- Many applications are not using ;

Use of C++ Lambdas.

Can use OpenMP and/or other compiler directives under the hood, but probably DPC++/HIP/CUDA.

- Well established libraries such as TBB and Thrust.
- RAJA (https://github.com/LLNL/RAJA)

```
RAJA::ReduceSum<reduce_policy, double> piSum(0.0);
```

```
RAJA::forall<execute_policy>(begin, numBins, [=](int i) {
    double x = (double(i) + 0.5) / numBins;
    piSum += 4.0 / (1.0 + x * x);
});
```

Kokkos (https://github.com/kokkos)

On the Usage of Abstract Models

And starting with C++17, the standard library has parallel algorithms

too...

Table 2 — Table of parallel algorithms					
adjacent_difference	adjacent_find	all_of	any_of		
сору	copy_if	copy_n	count		
count_if	equal	exclusive_scan	fill		
fill_n	find	find_end	find_first_of		
find_if	find_if_not	for_each	for_each_n		
generate	generate_n	includes	inclusive_scan		
inner_product	inplace_merge	is_heap	is_heap_until		
is_partitioned	is_sorted	is_sorted_until	lexicographical_compare		
max_element	merge	min_element	minmax_element		
mismatch	move	none_of	nth_element		
partial_sort	partial_sort_copy	partition	partition_copy		
reduce	remove	remove_copy	remove_copy_if		
remove_if	replace	replace_copy	replace_copy_if		
replace_if	reverse	reverse_copy	rotate		
rotate_copy	search	search_n	set_difference		
set_intersection	<pre>set_symmetric_difference</pre>	set_union	sort		
stable_partition	stable_sort	swap_ranges	transform		
transform_exclusive_scan	transform_inclusive_scan	transform_reduce	uninitialized_copy		
	uninitialized_fill	uninitialized_fill_n	unique		
unique_copy					
Note: Not all algorithms in the Standard Library have counterparts in Table 2. — end note]					

[Note: Not all algorithms in the Standard Library have counterparts in Table 2. — end note]

// For example: std::sort(std::execution::par_unseq, vec.begin(), vec.end()); // parallel and vectorized

Compiler Optimizations for Parallel Code...

Why can't programmers just write the code optimally?


- Because what is optimal is different on different architectures.
- Because programmers use abstraction layers and may not be able to write the optimal code directly:

```
in library1:
void foo() {
   std::for_each(std::execution::par_unseq, vec1.begin(), vec1.end(), ...);
}
```

```
in library2:
void bar() {
  std::for_each(std::execution::par_unseq, vec2.begin(), vec2.end(), ...);
}
```

foo(); bar();

Compiler Optimizations for Parallel Code...




Compiler Optimizations for Parallel Code...

```
void foo(double * restrict a, double * restrict b, etc.) {
#pragma omp parallel for
     for (i = 0; i < n; ++i) {
           a[i] = e[i]*(b[i]*c[i] + d[i]) + f[i];
#pragma omp parallel for
     for (i = 0; i < n; ++i) {
                                              void foo(double * restrict a, double * restrict b, etc.) {
           m[i] = q[i]*(n[i]*o[i] + p[i]) + r[i];
                                              #pragma omp parallel
                                              #pragma omp for
                                                    for (i = 0; i < n; ++i) {
                                                         a[i] = e[i]*(b[i]*c[i] + d[i]) + f[i];
            (we might want to fuse
                                              #pragma omp for
             the parallel regions)
                                                    for (i = 0; i < n; ++i) {
                                                         m[i] = q[i]*(n[i]*o[i] + p[i]) + r[i];
```

Compiler Understanding Parallelism: It Can Help

Rodinia - hotspot3D

./3D 512 8 100 ../data/hotspot3D/power_512x8 ../data/hotspot3D/temp_512x8



Intel core i9, 10 cores, 20 threads, 51 runs, with and without


- aa => alias attribute propagation
- ap => argument privatization

(Work by Johannes Doerfert, see our IWOMP 2018 paper

Memory Layout and Placement

It is really hard for compilers to change memory layouts and generally determine what memory is needed where. The Kokkos C++ library has memory placement and layout policies:

View<const double ***, Layout, Space , MemoryTraits<RandomAccess>> name (...);



https://trilinos.org/oldsite/events/trilinos_user_group_2013/presentations/2013-11-TUG-Kokkos-Tutorial.pdf

So Where Does This Leave Us?

As you might imagine, nothing is perfect yet...

	OpenMP	DPC++	Kokkos / RAJA
Language	Simple directives have yielded to complicated directives	Modern C++, simple cases will become simpler over time	Modern C++
Default Execution Model	Fork-Join	Work Queue (Probably better for expressing scalable parallelism)	Fork-Join
Compiler Optimization Potential	High	Low (Dynamic work queue obscures structure)	Medium (Greatly depends on underlying backend)

So Where Does This Leave Us?

As you might imagine, nothing is perfect yet...

	OpenMP	DPC++	Kokkos / RAJA
Integrate With Highly- Parameterized Code	Low / Medium	High	High
Helps With Data Layout	No	No (Not Yet)	Yes
Good Accelerator-to- Accelerator Transfer / Dispatch	No (Not Yet)	No (Not Yet)	No (Not Yet)

Conclusion



Conclusions

- Future supercomputers will continue to advance scientific progress in a variety of domains.
- Applications will rely on high-performance libraries as well as parallel-programming models.
- DPC++/SYCL will be a critical programming model on future HPC platforms.
- We will continue to understand the extent to which compiler optimizations assist the development of portably-performant applications vs. the ability to explicitly parameterize and dynamically compose the implementations of algorithms.
- Parallel programming models will continue to evolve: support for data layouts and less-hostcentric models will be explored.



Acknowledgements



Argonne Leadership Computing Facility and Computational Science Division Staff

This research was supported by the Exascale Computing Project (17-SC-20-SC), a collaborative effort of two U.S. Department of Energy organizations (Office of Science and the National Nuclear Security Administration) responsible for the planning and preparation of a capable exascale ecosystem, including software, applications, hardware, advanced system engineering and early testbed platforms, in support of the nation's exascale computing imperative.

This research used resources of the Argonne Leadership Computing Facility, which is a DOE Office of Science User Facility supported under Contract DE-AC02-06CH11357.

Thank You

